Mini-step Strategy for Transient Analysis by Wei, Fei & Yang, Huazhong
Mini-step Strategy for Transient Analysis 
 
Fei Wei, Huazhong Yang 
Electronic Engineering Department, Tsinghua University, Beijing, China, 100084 
 
 
2011-3-12 
 
Abstract 
Domain decomposition methods are widely used to solve sparse linear systems from scientific 
problems, but they are not suited to solve sparse linear systems extracted from integrated circuits. 
The reason is that the sparse linear system of integrated circuits may be non-diagonal-dominant, 
and domain decomposition method might be unconvergent for these non-diagonal-dominant 
matrices. In this paper, we propose a mini-step strategy to do the circuit transient analysis. 
Different from the traditional large-step approach, this strategy is able to generate 
diagonal-dominant sparse linear systems. As a result, preconditioned domain decomposition 
methods can be used to simulate the large integrated circuits on the supercomputers and clouds. 
 
1． Introduction 
An integrated circuit can be modeled by a nonlinear ordinary differential equation (1) [1]. x is the 
node’s voltage, C is the capacitor matrix, is is the current source. ( , )f x t  is the nonlinear 
conductor matrix. 
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Then we use backward Euler method to discretize equation (1) into a nonlinear equation (2). 
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Here t  is the time step. 
Later, we use Newton-Raphson method to solve equation (2). First we estimate ( )kf x  by 
Taylor expansion in equation (3). 
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After that, we insert equation (3) into equation (2): 
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Finally, we make some simplification to (5), and obtain (6): 
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Here 1k kx x x    . 1( )kG f x  , and 1( )kF f x  . 
According to (6), C is a diagonal dominant matrix, and G is an unsymmetric non-diagonal 
dominant matrix. If t  is smaller enough, then C G
t
  can be a diagonal dominant matrix. 
This is the idea of mini-step strategy.  
 
2． Maxmimum Step Estimation 
In this section, we calculate the maximum time step t  for a certain semiconductor 
technology. MOS1 model is used to construct equation (6).  
 
Figure 1. Two inverters connected end-to-end  
 
Assume that there are two inverters connected end-to-end, as shown in Fig. 1. We mainly focus 
on the worst case, when the off-diagonal elements in G are the largest. 
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Here * *g oxC W L C , ( )m p gs THWg K V VL  . W  and L  is the width and length of the 
transistor, respectively. oxC  is the gate oxide capacitor of unit area. pK  is the 
trans-conductance parameter. THV  is the threshold voltage. gsV  is the voltage between the gate 
and source of the transistor. 
To make 
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t
  diagonal-dominant,  
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Then we get: 
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Here we assume that 0.5*gs TH ddV V V  , ddV  is the supply voltage, so,  
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Because the carrior mobility 0
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Thus we know that, the maximum time step is dependent on the minimum length of the MOS 
transistor. For the 100nm technology, 100L n m, 0 1.0  m2/(V s), 1ddV  .0 V, as a result, 
5t f   s. This is a pessimistic estimation of the maximum step. 
3． Conclusion 
This paper proposes a mini-step strategy for parallel circuit simulation. The benefit of this 
approach is that the sparse matrix of circuits will be diagonal dominant. Diagonal dominant 
matrices are easy to be solved by iterative algorithms [2]. The penalty of this approach is that 
smaller steps will lead to much more computations, which will slow down the simulation 
significantly.  
This mini-step strategy is compatible with the domain decomposition method proposed in [3]. 
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